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Abstract-We report systematic transient characterization of a graphene ribbon (GR) used as an interconnect for electrostatic discharge (ESD) protection of future integrated circuits. A large set of GR wires (around 6000) with varying and practical dimensions were fabricated using the chemical vapor deposition method and characterized by transmission line pulsing (TLP) and very fast TLP (VFTLP) measurements. Comprehensive TLP and VFTLP testing with varying pulse rise time (t r ) and duration (t d ) was performed across a wide temperature range (T = −30/+110°C). Measurement-based statistics reveal the relationship between ESD capability of GR wires and the wire length (L), width (W ), and number of graphene layers, as well as ESD pulse shapes and operation temperature.
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I. INTRODUCTION
E
LECTROSTATIC discharge (ESD) protection design becomes more challenging as integrated circuit (IC) technology scaling down continues to beyond-28 nm era and IC complexity evolves [1] , [2] . On the one hand, demand for ESD robustness, especially for consumer electronics, such as smartphones, never stopped [3] . However, it is very difficult to keep the normal ESD protection level for sub-28 nm technologies because the extremely small feature size means high vulnerability to ESD failure. On the other hand, the ESD-induced parasitic effects, such as capacitance (C ESD ), are becoming unbearable for high-performance ICs [1] , [3] . Revolutionary ESD protection solution is therefore in demand [4] , [5] . Fig. 1 depicts a typical on-chip ESD protection scenario where ESD protection structures are connected to pads by metal interconnects to form low-impedance discharging paths under ESD stressing. Clearly, on-chip ESD protection depends on both the ESD protection structures and the ESD metal interconnects on a chip. Often, though an ESD protection structure may be designed to handle strong ESD surges, the metal interconnects may be the weak point, resulting in low ESD protection level for the whole chip. In addition, excessive ESD metal interconnects, required for robust ESD protection, introduce more parasitic effects. For typical ESD protection, the transient ESD currents can easily reach 1.33 A for basic protection level of 2 kV of human body model (HBM) and 5.75 A for ESD protection level of 500 V per charged device model (CDM) [1] . Compared with normal current level of a few microamperes for ICs, the danger of metal overheating by ESD surges is obvious. Apparently, improvement over traditional Al or Cu interconnects will be critical to whole-chip ESD protection designs. From a practical design viewpoint, the maximum current handling capability data (I max ) provided in a foundry process design kit, typically characterized under dc and ac stressing, are overconservative for transient ESD protection designs, readily by 30× and 5×. Hence, transient ESD characterization for ESD interconnects, using transmission line pulsing (TLP) and very fast TLP (VFTLP) testing, is essential for real-world full-chip ESD protection designs.
Graphene is considered as a potential replacement for metal interconnects of ICs due to its unique properties [6] , [7] . First, graphene has high carrier mobility and current handling capability, i.e., I max ∼10 8 A/cm 2 , which is about ten times higher than that of Cu [8] . Second, graphene features exceptional thermal conductivity, i.e., (κ = 4.84-5.30 × 10 3 W/m · K), being about 13× that of Cu [9] , which can effectively suppress the troublesome overheating effect in metal interconnects. Third, extraordinary mechanical strength qualifies graphene as a reliable interconnect. While these superb material properties make graphene attractive for IC interconnects, they are even more interesting for ESD interconnects. The high I max of grapheme ribbon (GR) makes it not only more suitable for robust ESD protection, but also possible for using much less interconnect coverage, readily being 10× less for a given ESD protection target. The latter translates into much lower parasitic C ESD and small layout area; both are critical to advanced ICs at nanonodes [1] . For ESD protection, a high thermal conductivity means much reduced overheating under ESD stressing. In addition, graphene film may be used as a heat spreader around an ESD protection structure to rapidly spread out the ESD-induced heat, thereby greatly reducing the possibility of ESD-induced hot-spot effect which is the root cause for ESD thermal failure because Si is poor in thermal conduction, especially under VFTLP ESD stressing. The outstanding mechanical strength also makes GR a perfect candidate for interconnect, which is often a weak point for on-chip ESD protection. Nevertheless, to qualify GR as an ESD interconnect, a systematic and statistical transient ESD characterization is required.
While graphene materials have been widely studied for various electronic applications, there are few reports on transient characterization of GR for ESD protection, not to mention any comprehensive and statistical studies. Graphene sheet resistance and contact resistance with metal pads have been studied in [10] and [11] . GR failure mechanisms, including Joule heating and graphene oxidation, and reliability analysis were reported in [12] and [13] . References [14] and [15] report small signal modeling for graphene interconnects. Hybrid interconnects with graphene were reported in [16] and [17] . More recently, exfoliated GR characterized by TLP testing was reported [18] , which, however, has several limitations. It was essentially a one-device characterization of 15 different GR samples, each having different dimensions (length, L; width, W ; and number of layers, N). Second, the GR samples used have impractical small dimensions L = 2.4-5.5 μm and/or W = 0.6-15 μm. Third, the method used for stability/repeatability study, i.e., stressed by 1200 pulses, was TLP pulses with increased pulse heights (by stepping up with a V ) within one full TLP sweeping cycle. (Two full TLP sweeping routines were used till the thermal breakdown current threshold was reached, i.e., I t 2 , in typical TLP testing.) We believe that this technique is insufficient for true reliability characterization, which should be done by repeating the full TLP sweeping cycles; each consists of numerous number of TLP pulses with increased V . Fourth, the single-device testing data reported, while interesting, are not very useful, especially considering that the GR samples used were too short and narrow, which may overestimate GR properties because graphene film quality of large dimensions (needed for any practical application) is still very unstable using current fabrication.
In this paper, we report the first systematic and statistical characterization and analysis of a large group of GR structures (∼6000 samples) for practical ESD protection designs. The GR sample dimensions are practical, i.e., L = 9-50 μm and W = 3-10 μm; both are typical for real-world IC interconnects. Both TLP (for HBM) and VFTLP (for CDM) measurements with varying pulse rise time (t r ) and duration (t d ) were conducted across a wide temperature range of T = −30/+110°C. This paper is organized as follows. After the introduction in Section I, graphene sample fabrication and design splits are discussed in Section II. Section III discusses TLP and VFTLP measurements, followed by the conclusion in Section IV. Fig. 2 (a) illustrates a conceptual on-chip ESD protection scenario using GR interconnects. GR wires connect ESD structures with pads. During ESD events, large ESD transients will discharge through GR interconnects and ESD devices. Hence, the GR interconnects must survive the ESD surges.
II. GR SAMPLE PREPARATION
For a comprehensive and statistical study of GR ESD interconnects, a large set of GR samples (∼6000) were designed and fabricated. Table I summarizes the GR sample design splits in this work. Monolayer and bilayer graphene films were grown by the chemical vapor deposition (CVD) method, suitable for large-area graphene fabrication for realworld ICs, where a 25-μm-thick copper foil was used as the catalyst (2 × 2 in 2 ). The CVD growth was carried out at a pressure of 20 Torr with CH 4 (∼20 sccm) (higher flux of ∼60 sccm for bilayer) and H 2 (∼1000 sccm). The graphene sheets were then transferred onto SiO 2 (300 nm)/Si substrates. Raman analysis was used to confirm the quality and number of graphene layers grown. Graphene films were patterned by reactive plasma etching (Reactive Ion Etching) into GR samples. Ti/Pd/Au (0.5/30/50 nm) pads were deposited by E-beam evaporation. Fig. 2(b) and (c) shows a fabricated GR structure and its Raman analysis. Critically, long (L = 9/12/22/30/50 μm) and wide (W = 3/5/10 μm) GR wires are designed for two reasons. First, if a GR wire is too short and narrow, it may not catch material defects because the current graphene film growth process is far from mature. Second, the GR wires should have dimensions suitable for real-world ICs to ensure useful results. The total resistance (R T ) of GR samples was first extracted by transmission line measurement [22] , including resistance of the graphene segment (R G ) and contact resistance (R C ), as given by
where R M is the metal pad resistance (R M R G ). From the statistical analysis of measured R T for GR wires with varying length and width, R G and R C can both be extracted. Fig. 3 shows statistics for a large group of bilayer GR wires with varying length of L = 9/12/22/30/50 μm and a fixed W = 5 μm by dc testing, from which R C ≈ 188 and graphene sheet resistance of ∼650 / were extracted, respectively.
III. TRANSIENT ESD CHARACTERIZATION
AND DISCUSSION Comprehensive and systematic transient characterization was conducted using TLP (Barth Model 4002) and VFTLP (Barth Model 4012) to emulate HBM and CDM ESD behaviors, respectively. For reliable testing results and statistical analysis, at least ten parts were tested for each sample for every testing condition. Table II summarizes the testing setups and conditions. The stressing pulses feature varying pulse rise time and duration, i.e., t r = 0.2/2/10 ns and t d = 75/100/150 ns for TLP testing; t r = 100/200/400 ps and t d = 1/5/10 ns for VFTLP mode, respectively. Two ESD zapping modes were used. The gradual stressing is a traditional method that is a full-zapping cycle consisting of a series of pulses with the height increasing gradually with a step of V and the zapping cycle completes when it reaches the thermal breakdown threshold. The new abrupt zapping method applies a single pulse with its height corresponding to the thermal breakdown point, which is obtained for a given GR wire in advance. Temperature effect was investigated by measurements across a wide temperature range of T = −30°C to +110°C.
The GR robustness is determined by the maximum sustainable critical current (I C or its critical current density J C ) corresponding to the thermal failure point when I C drops abruptly, and the corresponding critical voltage is V C . Fig. 4 compares transient I -V curves by TLP and VFTLP testing for a sample GR wire (L = 12 μm, W = 5 μm). It is observed that J C ∼ 10 8 A/cm 2 for both TLP and VFTLP is substantially higher than J C ∼ 10 7 A/cm 2 for dc testing [23] . It is noted that the measured J C values show a wide distribution across samples, which may be attributed to two factors. The GR sample quality may not be well controlled due to current graphene growth processes, especially for volume production of large-size graphene films; GR test results may be very sensitive to TLP/VFTLP testing conditions. Therefore, one should focus on statistical analysis instead of single sample. longer wires. Fig. 6(a) depicts the statistical characteristics of J C and V C versus L (W = 3 μm) for a group of GR samples by TLP testing. It is found that V C increases monotonically for a longer L (because V C ∝ J C × L), same as in Fig. 5 . The measured J C reaches a very high level of ∼10 8 A/cm 2 , suggesting superb ESD current handling capability of GR wires. However, contrary to the belief that J C should be independent of L, the measured statistics show slight decrease in J C as L increases, which is attributed to possibly more defects in longer GR samples (e.g., structural defects and contamination) which is because the graphene quality is still a challenging issue with graphene growth processes today. A fitting equation is proposed to model this characteristic
A. ESD Characteristics Versus GR Dimensions
where A and B are fitting parameters. We found that statistical analysis based on measurement of large volume of GR samples is critical to obtaining reliable and meaningful testing results, which is impossible if single-sample testing approach is used [18] . Fig. 6(b) depicts the statistical trends of V C and J C versus L for GR samples of W = 3 μm measured by VFTLP testing. It is clear that V C increases significantly as L increases due to resistance change. However, J C seems to be almost independent of L for VFTLP testing results, as expected for high-quality graphene films, which is different from the case of TLP testing. Considering that VFTLP has a much shorter pulse duration (t d = 5 ns) as opposed to t d = 100 ns for TLP testing, the shorter VFTLP stressing duration may make the GR discharging less sensitive to fabrication-induced defects in GR wires. Fig. 7 compares the statistical data of power to failure, i.e., the maximum sustainable power (P C = I C × V C ), of GR samples with a fixed W = 5 μm and varying L, obtained from both TLP and VFTLP testing. It is clear that the measured P C increases as L increases for both TLP and VFTLP results, which is again due to the increase in GR resistance. It is interesting to observe that P C from TLP testing is clearly higher than that from VFTLP zapping (e.g., P C ≈ 100 mW by TLP for a GR of L = 12 μm and W = 5 μm, while P C ≈ 40 mW for VFTLP), which means that GR ESD interconnects may be more vulnerable to VFTLP zapping. This may be related to the fact that, considering an estimated thermal time constant of ∼13 ns for GR wires [18] , [24] , thermal equilibrium in GR wires under TLP stressing may be reached, which did not occur during ultrafast VFTLP zapping; hence, local overheating (i.e., hot spot) occurs easily under VFTLP stressing, which leads to a lower P C . Fig. 8(a) gives measured statistical I C /J C -W behaviors for GR samples (L = 12 μm) obtained by TLP testing, which shows that I C increases almost linearly with W due to reduction in resistance as W increases. Meanwhile, J C seems to be insensitive to W (the slight variation may be associated with changes in defects as W increases, related to processes, which is not as significant as the case with varying L). Fig. 8(b) presents the measured statistics for I C /J C -W characteristics of GR samples (L = 12 μm) obtained by VFTLP zapping, which also shows a strong dependence of I C on W . However, the measured J C is almost independent of W , attributed to short VFTLP pulsing.
B. ESD Characteristics Versus GR Layers
Influence of number of graphene layers on transient ESD behaviors of GR wires was studied. Fig. 9(a) gives the statistics for I C relationship with the number of layers for GR samples (varying L and fixed W = 5 μm) measured by TLP testing. It is readily observed that bilayer GR wires can carry much higher current than monolayer GR wires do. For all samples, I C decreases as L increases, which agrees with the observation for other samples discussed previously. Fig. 9(b) depicts the statistics of VFTLP zapping results for GR wires, which also shows that bilayer GR wires are stronger than monolayer devices. However, probably due to much shorter VFTLP pulse duration, the measured I C was sensitive to L. These statistical results suggest that multilayer GR wires may be used in practical designs for enhanced ESD performance.
C. ESD Characteristics Versus Pulse Rise Time and Duration
Because ESD thermal runaway is directly related to energy accumulation during ESD stressing, it is important to study any influence of ESD pulse waveforms on ESD discharging behaviors. TLP and VFTLP zapping with varying t d and t r , as depicted in Table II , were then conducted for GR samples. Fig. 10(a) depicts the measured J C behaviors under different t d for TLP pulsing (fixed t r = 10 ns), which clearly shows that J C drops (from 2.4 × 10 8 to 1.5 × 10 8 A/cm 2 ) as TLP pulse becomes wider, apparently due to energy accumulation within an ESD pulse. The measured statistics also show that P C decreases dramatically (from 100 to 30 mW) as t d increases. Fig. 10(b) gives the statistical analysis of measured J C with respect to t r , also showing a clear relationship, though less than observed for varying t d as expected. Similar phenomena were observed for statistical measurement results by VFTLP zapping. Fig. 11(a) presents the measured statistics of J C -t d relationship by VFTLP zapping with varying t d (fixed t r = 200 ps) for GR samples (L = 12 μm, W = 5 μm), which shows that J C decreases (from 1.5 × 10 8 to 0.2 × 10 8 A/cm 2 ) as t d increases. Similarly, the measured P C drops dramatically (from 60to 10 mW) for longer VFTLP pulses. Fig. 11(b) depicts the measured Statistics for measured I C -T behavior (−30°C to +110°C) for bilayer and monolayer GR wires by TLP testing suggest that optimal temperature treatment (T ∼50°C) may exist to improve ESD robustness.
statistics for J C with varying t r of VFTLP pulses where a strong dependence is readily observed. The overall dependence of measured J C on t r and t d of TLP and VFTLP pulse waveforms for GR wires can be better appreciated in the 3-D spectrum maps given in Fig. 12 .
D. ESD Characteristics Versus Temperature
Temperature evaluation is critical to IC operations. Comprehensive TLP characterization (t d = 100 ns, t r = 10 ns) was conducted for both monolayer and bilayer GR samples across a wide temperature range of −30°C to +110°C. Fig. 13 depicts the statistics of measured I C across the temperature range for bilayer and monolayer GR wires, respectively. It is obvious that wider GR samples can carry higher ESD currents across the temperature range. It is found that the bell shape of I C -T curves clearly exists based on the statistics of a large number GR samples. This observation suggests that there may exist an optimal temperature treatment condition (i.e., T ≈ 50°C-60°C) to improve ESD current handling capability of GR wires. This optimal temperature condition may be associated with two possible competing factors. On the one hand, thermal annealing by gradual temperature increase and a thermal equilibrium effect may improve material quality of GR wires. On the other hand, continuous heating up of GR wires in open air testing condition, as in this paper, may affect graphene film quality (e.g., conductivity possibly affected by Coulomb scattering due to temperature variation [25] ). Consequently, a bell shape may exist for I C -T curves, which may reveal a means to improve the quality of GR wires for enhanced ESD robustness during sample preparation.
E. ESD Characteristics Versus Zapping Methods
Reliability of GR samples fabricated in this work was studied using a new abrupt zapping method. Traditionally, a gradual zapping method has been used in TLP zapping where, within a full-zapping cycle, zapping continues by gradually stepping up the TLP pulse height from 0 V until reaching the ESD breakdown point (I C or J C ) with an incremental step of V . The new abrupt zapping method works differently: after knowing the ESD failure threshold of a given GR wire, TLP zapping will be conducted in two steps, i.e., starting at 0 V, and then abruptly applying a high pulse with the height corresponding to the estimated ESD failure threshold point. After an abrupt zapping cycle, the stressed GR wire will be checked to determine if it is still working (i.e., not damaged by a TLP pulse). This abrupt zapping method was applied to a large number of GR samples of varying dimensions and the survival rate was obtained based on the statistics of the measured results. Fig. 14 gives a 3-D statistical map for GR samples of different L which were zapped by TLP pulses of varying strength (pulse height or the zapping current density J). It is observed that for GR wires of a given L, the sample survival rate drops dramatically as higher TLP pulses are applied for zapping; meanwhile, at a fixed TLP zapping strength, the survival rate decreases as L increases, which is likely due to more defects in longer GR wires associated with impact of fabrication. The survival rate reflects reliability of the GR wire samples. It is also noted that the measured J C level of 25-125 × 10 6 A/cm 2 by abrupt zapping is generally substantially lower than J C of 10 8 A/cm 2 by gradual zapping. Several factors may contribute to this phenomenon, including thermal equilibrium, stressing pulse gradient, and nonthermal failure effects, which are being investigated now.
F. GR Sample Failure Analysis
Raman spectroscopy was performed to monitor the failure process of GR samples under TLP stressing. Fig. 15 shows the Raman scanning map for a GR wire of L = 12 μm before and after TLP zapping where the Raman D-peak intensity is an indicator of defect accumulation within the stressed GR wire [19] . The ESD failure development process is readily observed in Fig. 15 . It is believed that, before TLP stressing, defects are mainly located along the boundaries of graphene grown by the CVD method. After TLP stressing, localized defects were developed and formed a fault line across a GR wire, which is the failure signature observed as shown in Fig. 16 .
IV. CONCLUSION
We report a comprehensive characterization and statistical analysis of GR wires by TLP and VFTLP zapping for ESD evaluation. A large number of GR samples (∼6000) with varying and practical dimensions (L = 9/12/22/30/50 μm and W = 3/5/10 μm, monolayer and bilayer) were characterized. Comprehensive TLP and VFTLP testing was performed using varying transient ESD pulses (t r = 0.2/2/10 ns andpractical designs. TLP and VFTLP zapping shows higher transient J C of ∼10 8 A/cm 2 compared with reported dc J C of ∼10 7 A/cm 2 for GR wires. It suggests that GR wires are potential candidates for ESD interconnects for future on-chip ESD protection designs. Due to process and test effects, statistical variation is observed, e.g., a standard deviation of 0.38 (TLP, 10 ns/100 ns) and 0.23 (VFTLP, 0.2 ns/5 ns) in J C for samples of L = 12 μm and W = 5 μm, respectively.
